Abstract-The Large Hadron Collider will be upgraded in order to reach an instantaneous luminosity of L = 5 X 1034 cm-2 S-l. A challenge for the detectors will be to cope with the excessive rate of events coming into the trigger system. In order to maintain the capability of triggering on single lepton objects with momentum thresholds of PT � 25 GeV, the ATLAS detector is planning to use tracking information at the Level-l (hardware) stage of the trigger system. Two options are currently being studied: a LOlLI trigger design using a double buffer front-end architecture and a single hardware trigger level which uses trigger layers in the new tracker system. Both options are presented as well as results from simulation studies.
I. INTRODUCTION
T HE High Luminosity upgrades to the Large Hadron Collider (HL-LHC), planned for the start of the next decade, will enable the reach of instantaneous luminosity of about L = 5 X 10 34 cm-2 s-1 , which will allow the ATLAS and CMS detectors to collect of the order of 3 ab-1 of data per experiment. This unprecedented data set will allow precision measurements for example of the Higgs boson couplings and WW scattering, as well as searches for very rare processes such as ones characteristic of Supersymmetry models. Although the detailed physics programme of the HL LHC era will only become clear as the LHC results are being discovered, the main thrust of the physics topics have already been laid out by the particle physics community [1] . The majority of these physics analyses require the capability from the trigger system to record events with at least one charged lepton (for example an electron or muon) at a transverse momentum (PT) threshold around 25 Ge V. The necessity of this momentum threshold is exemplified in Figure 1 which shows the fraction of W --+ ev events accepted as a function of the single EM trigger threshold. Given that the event rates foreseen for HL-LHC will be a factor five higher than for the LHC design parameters, and also that the average number of proton-proton collisions per bunch crossing ((p, )) will increase to around 120, a fundamental rethink of the ATLAS Level-1 hardware architecture is necessary.
II. MOTIVATIONS FOR INCLUDING TRACKER INFORMATION IN THE LEVEL-1 TRIGGER

A. Current ATLAS trigger system
The ATLAS trigger system [2] consists of three main levels: a hardware-based Level-1 (Ll) trigger that reduces the rate from the 40 MHz bunch-crossing to about 75 kHz, a software based Level-2 trigger which brings the rate down to about 3 kHz by confirming the signatures identified by the Ll in Regions of Interest (RoI) and finally the Event Filter stage makes the final decision as to whether to record the event, with an output rate of about 300 Hz. The L1 system is implemented in hardware since it must trigger events within a latency of 2.5 p, s. This limit comes from the length of the on detector pipeline buffers. This short latency imposes the use of coarse calorimeter and muon information. The performance of the current Ll system is excellent but projections of the trigger rates to luminosity characteristic of the HL-LHC lead to unacceptable rates. It is expected that a maximum rate of about 20 kHz will be deemed acceptable for single lepton triggers. The Ll single EM rate for a value of (p, )=70 which corresponds to a luminosity of L = 3 X 10 34 cm-2 S-l is shown in Figure 2 . Although the rates can be controlled by increasing the ET threshold, a rate of about 20kHz is achieved only at a threshold of about 50 GeV, which is not acceptable from the point of view of physics efficiency, as shown already in Figure 1 . Another handle to bring down the rate is to require that the EM clusters be isolated as can be seen in Figure 2 , however the physics efficiency of such tight isolation criteria is too detrimental, and does not scale well as one reaches higher values of (p, ). As for single muon triggers, the L 1 rates are lower than for EM objects due to the smaller backgrounds. However, the rates are still unacceptable as high luminosity is reached, for example at (p, )= 150 a trigger rate of 40 kHz is predicted for a muon PT threshold of about 20 GeV, even taking into account the foreseen muon trigger upgrades. During the long shutdown around 2018 it is planned that the inner detector will be completely replaced as well as almost all of the on-detector front-end electronics for each subdetectors. These replacements will allow the installation of a Ll track trigger. The only front-ends not to be replaced are a small fraction of the muon drift tube chambers which are inaccessible. This subdetector limits the Ll rate to about 200 kHz and the latency to be within 20 MS for (M)=150.
C. Benefits of Tracking information at Ll
Since the Ll trigger rates at very high luminosity for the EM or muon signatures are mainly dominated by hadronic background, increasing the purity of the lepton identification is key to addressing the excessive trigger rate. With the current ATLAS trigger system, it has been demonstrated that tracking information is crucial to the rate reduction achieved at the Level-2 and Event Filter stages. For example, demanding that the energy measured for the EM cluster be consistent with the momentum measurement of a geometrically matched track, could reduce the Ll trigger rate significantly, as shown in Figures 3 and 4 . For the muon signatures, improving the PT measurements leads to a sharpening of the muon trigger PT thresholds. Consequently, rate reductions of a factor of at least three have been demonstrated in simulation. In addition, access to tracking information at the Ll trigger ensures that objects are coming from the primary vertex, allowing for pile up robust quantities that could be used for jet trigger signatures for example. Finally, it could also open the possibility of track based isolation criteria to be used at Ll. More importantly, past experience of upgrades to trigger systems have shown that the higher the flexibility of the system the better it can cope with the demands of running in a high luminosity regime.
Since it is not feasible to read out the entire tracking information at Ll, two options are currently being studied by ATLAS.
III. OPTION 1: LOlLI TRIGGER DESIGN USING A DOUBLE BUFFER FRONT-END ARCHITECTURE
A. Description
The first option is that of using the current Regions of Interest philosophy but applied to the hardware Ll system. In this option, there would first be a Level-O trigger (LO) very similar to the current Ll: coarse information from the upgraded calorimeter and muon triggers would reduce the rate from 40MHz to about 500 kHz within a latency of 6.4 MS. The LO would also define RoI to be used by the Track Trigger, which would come in at the Ll stage. The Ll Track Trigger would only read in the data corresponding to the projection of the RoI calorimeter and muon regions into the tracker. The Ll Track Trigger would then refine the EM and muon candidates identified by LO by matching a reconstructed track with the EM cluster or muon object. The final Ll trigger decision would be bound by a maximum latency of 20 MS. A schematic of the data flow and timing structure is shown in Figure 5 . The LO would operate synchronously with the bunch cross ings. While it makes a decision, the tracker data needs to be stored in pipeline buffers on the ABC 130 chips. In the current design, these chips have 256 cells, hence a maximum latency at LO of 6.4 MS. On LO accept, the signal is broadcast to all front ends, starting the transfer of the data into the second buffer. This data needs a LO ID since the Ll is not bunch-crossing synchronous. If a LO trigger rate of 500 kHz is assumed, a total latency of 20 MS requires only ten cells in the second buffer, which is well within the current ABC130 chip design parameters. After the LO decision, the RoI are mapped to the corresponding ABC130 chips and Regional Readout Requests (R3) targeting only those chips are issued. An R3 is a self describing sequence: 3 bit header + 12 bit module ID + 12 bit LOID + 1 bit trailer. The R3 signals the readout from the second buffer into the L1 Track Finder. The schematic of the tracker front-end readout is shown in Figure 6 . Fixed length packets of data (59 bits) are generated by the ABC130 chips and passed via their neighbours at 160 Mb/s to the HCC. The bandwidth reduction of this scheme can be estimated as follows: the bandwidth is obtained from multiplying the event size by the the sum of the LO and L1 rate, where the LO rate is multiplied by the fraction of the tracker data in the RoI (f). Assuming reasonable values for the LO rate, the L1 rate and that fraction, we obtain: bandwidth (100 kHz + 500 kHz x 10%) x event size 150 kHz x event size
The total bandwidth is then only 1.5 times the bandwidth without the Ll Track Trigger.
B. Results and Benefits
Discrete event simulations have been carried out to study the optimal front-end readout configuration and whether it is possible to read out the R3 data within the 6 J-lS prescribed. The results are shown in Figure 7 and were obtained for (J-l;=200, a LO rate of 300 kHz, a Ll rate of 75 kHz and a R3 rate of 3 kHZ (fraction of RoI f is 1 %). The results show that a 160 Mb/s link shared between R3 and L1 data is optimum, with an average latency 0.8 J-lS shorter than if the links were split into separate 80 Mb/s links. It was also found that 98.5% of the R3 data is received at the end of the stave within 5.5 J-lS. Since there are two banks of five ABC130 chips each linked at 160 Mb/s into the HCC, but only 160 Mb/s output bandwidth, the buffers on the HCC will fill faster than they will drain. Consequently, it was found that it would be beneficial to have separate buffers on the HCC for the R3 and L1 data, since this will allow the R3 data to be prioritised for transmission. For the following parameters: (J-l;=140, LO rate of 500kHz, a Ll rate of 200 kHz and an R3 rate of 50 kHz (fraction of RoI f of 10%), it was found that the bandwidth required is 125 Mb/s which is within the 160 Mb/s links considered. The main benefits of this option are that it requires very little change to the design of the upgraded tracker, which can be optimised for offline reconstruction performance. The planned ABC130 already takes into account the readout requests of such a L1 Track Trigger. In addition, low momentum tracks could be reconstructed as well and isolation criteria could be implemented in this scenario.
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IV. O PTION 2: SINGLE HARDWARE TRIGGER LEVEL BY USING TRIGGER LAYERS IN THE NEW TRACKER
A. Local filtering methods
In this option, hits are locally processed at the front-end to identify high PT tracks. Only hits consistent with coming from high PT tracks are read out and further processed in the track trigger. For the results presented here the so-called Utopia design is used. Only barrel simulations are used, which consists of four axial layers of pixel detectors, three layers of double-stacked strip sensors of length 2.5 cm and two layers of double-stacked strip sensors of length 10 cm. A sketch of the overall geometry is shown in Figure 8 .
Due to the strong solenoidal magnetic field low PT tracks are strongly bent and hit the sensors at a larger inclination angle compared to high momentum tracks, leading to charge sharing over several adjacent strips. The resulting cluster sizes as a function of PT is shown on Figure 9 for muons. A cluster size cut of N� :�t .j;e r :s; 2 represents a good compromise between rejection of hits originating from low momentum tracks and keeping a high efficiency for hits from high PT tracks. This local filtering method is called the Cluster Size method.
In the standard Utopia design, each layer are inclined relative to each other to allow for stereo angle measurements to determine the hit z-coordinate. For track trigger studies
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#4 "'-___ ...","""' 1---1= :1-___ """"' 11= 1 .0 #23 #234 Fig. 8 . ATLAS Utopia barrel design in the r -z plane. The sets of layers used for the trigger simulation are shown in the boxes. ., I � .. ., ., ., .. this angle is set to zero. By matching the corresponding hits between the inner and outer sensor, the azimuthal distance of the hits is a measure of the transverse momentum under the assumption that the particle originated at the beamline.
By defining a window of allowed offset values, local hit coincidences corresponding to PT > p;f!,, :�t are selected.
This local filtering method is referred to as ' the Offset method.
The fraction of rejected hits in minimum bias events as a function of p;f!,, :�t for different pile-up scenarios is shown in Figure 10 . On ' this plot, the results from using the offset only method and also from using a combined method are shown.
The combined method obtains a better rejection and is most robust at high pile-up rates. Rejection factors of about 25 (12-20) are possible if the cluster size cut is included (excluded).
In the inner layers the fraction of accepted hits is further reduced if only hits in the projected pseudorapidity ranges are considered.
B. Results and benefits
Depending on the geometry under study, hits from two or three strip layers are combined after passing the local filtering algorithms and helix fitted. In hardware, this would be achieved by fast pattern matching in associative memories.
The X 2 cut to the fit tunes the performance of the track reconstruction and fake track rejection. For PT= 40 GeV muons the track finding efficiency versus purity is shown in Figure 11 for different X 2 cuts, different layer sets and different pile-up scenarios. It can be seen that the layer set 34 has very low purities and leads to high trigger rates. This can be explained by the fact that the two out long strip layers 
